SINGULATION METHOD USED IN LEADLESS PACKAGING PROCESS

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20020197826A1
SERIAL NO

09928729

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A singulation method comprising: (a) providing a molded product including semiconductor chips attached and electrically coupled to an upper surface of a lead frame wherein a lower surface of the lead frame is exposed from the bottom of the molded product, the lead frame including a plurality of units in an array arrangement and cutting streets between the units, each unit having a die pad and leads arranged at the periphery of the die pad, a first metal layer formed on the entire lower surface of the lead frame except the cutting streets; (b) etching the lower surface of the lead frame with the first metal layer as mask such that the cutting streets are etched away to form a plurality of grooves; and (c) cutting the etched molded product along the grooves to obtain the leadless semiconductor packages.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ADVANCED SEMICONDUCTOR ENGINEERING INC26 CHIN 3RD ROAD NANZIH DIST KAOHSIUNG 811

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kang, Kun A Paju-Si, KR 6 252
Kim, Bae Doo Paju-Si, KR 2 420
Kim, Hyeongno Paju-Si, KR 10 1275
Lee, Junhong Paju-Si, KR 9 612
Park, Hyung Jun Paju-Si, KR 87 4077
Park, Sangbae Paju-Si, KR 12 1146

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation