Semiconductor device and semiconductor device manufacturing method

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6500752
APP PUB NO 20020011672A1
SERIAL NO

09904869

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention relates to a semiconductor device manufacturing method of forming an inter-wiring layer insulating film having a low dielectric constant to cover a copper wiring. In construction, in a semiconductor device manufacturing method of forming an insulating film 34 having a low dielectric constant on a substrate 20, the insulating film 34 is formed by plasmanizing a film forming gas, that consists of at least any one of alkyl compound having siloxane bonds and methylsilane (SiH.sub.n (CH.sub.3).sub.4-n : n=0, 1, 2, 3), any one oxygen-containing gas selected from a group consisting of N.sub.2 O, H.sub.2 O, and CO.sub.2, and ammonia (NH.sub.3) to react.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SEMICONDUCTOR PROCESS LABORATORY CO LTD13-29 KONAN 2-CHOME MINATO-KU TOKYO 108-0075
CANON SALES CO INC7-2 NAKASE 1-CHOME MIHAMA-KU CHIBA-SHI CHIBA 261-8

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Aoki, Junichi Tokyo, JP 34 234
Koromokawa, Takashi Tokyo, JP 4 35
Maeda, Kazuo Tokyo, JP 139 3781
Oku, Taizo Tokyo, JP 6 40
Yamamoto, Youichi Tokyo, JP 55 676

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation