Testing method and test apparatus in semiconductor apparatus

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6504772
APP PUB NO 20010009523A1
SERIAL NO

09761709

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a self-repairing operation, a first self-test of a RAM is performed at a first temperature to obtain a first RAM test result, a RAM built-in self-test circuit judges according to the first RAM test result that a faulty portion exists in the RAM, an LSI built-in self-repair circuit judges that the repair of the faulty portion of the RAM is possible, the LSI built-in self-repair circuit controls a redundancy control circuit to avoid the use of the faulty portion of the RAM in a normal operation, the temperature of the RAM is risen by operating the RAM or a logical circuit in a pseudo-self-test to change the first temperature to a second temperature, a second self-test of the RAM is performed at the second temperature to obtain a second RAM test result, and the LSI built-in self-repair circuit confirms that the repair of the faulty portion of the RAM is possible at each of the first and second temperatures by comparing the second RAM test result with the first RAM test result. Therefore, the reliability of the test of the RAM for the test condition change can be improved, and a correct operation of the RAM can be guaranteed at the first and second temperatures after a self-repair of the RAM.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MITSUBISHI DENKI KABUSHIKI KAISHATOKYO

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Maeno, Hideshi Tokyo, JP 46 540

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation