Cache column multiplexing using redundant form addresses

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6507531
SERIAL NO

09538553

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus uses possible wordline subsequence identifiers to multiplex columns for addresses received in redundant form, including addresses received from a bypass circuit. A cache wordline decoder uses carry-nonpropagative pre-decode circuitry to identify possible subsequences from redundant addresses. Identified subsequences are combined to identify wordline sequences and to activate corresponding wordline enable signals to access data stored in cache memory. A wordline may correspond to storage locations for multiple addresses. Identified possible subsequences are used to directly multiplex cache columns and the columns are organized so as to guarantee mutual exclusivity.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BLVD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Zhang, Kevin X Portland, OR 36 367

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation