Thin-film transistor and fabrication method thereof

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6514804
SERIAL NO

09574407

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A gate-insulating layer, intrinsic amorphous-silicon semiconductor layer, and ohmic contact layer are continuously formed so as to cover a gate electrode on a substrate to remove a natural oxide film from the surface of the ohmic contact layer by performing radio-frequency sputter etching before forming source and drain electrodes. After the natural oxide film is removed, a metallic layer mainly containing Al is formed on the gate-insulating layer and ohmic contact layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
VISTA PEAK VENTURES LLC1400 PRESTON ROAD SUITE 472 PLANO TX 75201

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Yamaguchi, Hirotaka Tokyo, JP 32 298

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation