Memory device balanced switching circuit and method of controlling an array of transfer gates for fast switching times
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Feb 4, 2003
Grant Date -
Nov 1, 2001
app pub date -
Jun 25, 2001
filing date -
Dec 31, 1997
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A memory device including a balanced switching circuit and methods for controlling an array of transfer gates. The balanced switching circuit comprises a plurality of transfer gates. The plurality of transfer gates are arranged in N rows and N columns with the N transfer gates in each row connected in series between a first signal terminal and a second signal terminal. Each one of N clock terminals is coupled to a respective control terminal of only one transfer gate in each row and only one transfer gate in each column. The transfer gates are selectively clocked or activated in response to clock signals to couple the first signal terminal to the second signal terminal such that the switching speed is independent of the order in which the individual series connected pass transistors or transfer gates are activated.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully