System and method for instruction cache re-ordering

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6519683
APP PUB NO 20020087793A1
SERIAL NO

09752414

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention is directed to a system and method for implementing a re-ordered instruction cache. In one embodiment, groups or 'packets' of instructions with specific packet sizes are formed. Each of packets includes two or more positions. The two or more positions are defined such that they support one or more different types of instructions. Each of the positions are also correlated to a subset of the specialized execution units of the processor. Given a specific packet size and definitions for each of the positions, each of the instructions are re-ordered according to instruction type and loaded into the instruction cache in the new order.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • INTEL CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Burgess, Bradley G Austin, TX 19 690
Samra, Nicholas G Austin, TX 27 582

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation