Prefetch buffer allocation and filtering system

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6523093
SERIAL NO

09675893

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A system is described for prefetching data from a main memory before the data is requested by a processor. The system includes a prefetch buffer having a number of entries to store prefetch reads. Each entry in the prefetch buffer includes a storage area designated for data and address. The system also includes a number of state machines, each state machine to track data phase for each entry in the prefetch buffer. A read request controller is coupled to the prefetch buffer and is configured to receive a read request from the processor or I/O devices and controls dispatching of prefetch requests to a main memory.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bogin, Zohar Folsom, CA 72 1639
Clohset, Steven San Francisco, CA 2 178

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation