Methods and apparatus for reordering of the memory requests to achieve higher average utilization of the command and data bus
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Feb 25, 2003
Grant Date -
N/A
app pub date -
Nov 12, 1999
filing date -
Nov 16, 1998
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
According to the present invention, a scheduler suitable for reordering of memory requests to achieve higher average utilization of the command and data bus is described. The scheduler for scheduling a plurality of commands to an associated memory, the memory comprising a plurality of M memory banks and a plurality of N memory pages includes restriction circuitry for determining an earliest issue time for each command based at least in part on access delays associated with others of the commands corresponding to a same memory bank and reordering circuitry for determining an order in which the commands should be transmitted to the associated memory with reference to the earliest issue time associated with each command and a data occurrence time associated with selected ones of the commands.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully