Apparatus for and a method of clock tree synthesis allocation wiring

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6530030
SERIAL NO

09500632

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In an apparatus for clock tree synthesis allocation wiring, the wiring is appropriately conducting while minimizing the wiring cost and power consumed in operation. A first file stores therein information of operating frequencies of clock lines. Second file stores therein information of a maximum capacity allowed for a clock buffer for each operating frequency obtained according to restriction of electro-migration. A maximum capacity determining device determines a maximum capacity allowed for an operating frequency according to information of the operating frequency from the input device, information of the operating frequencies stored in the first file, and information of the maximum capacity stored in the second file. A tool for clock tree synthesis allocation wiring conducts wiring by assuming the maximum capacity to be a limiting value of a maximum capacity which can be added to each clock buffer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NEC ELECTRONICS CORPORATION1753 SHIMONUMABE NAKAHARA-KU KAWASAKI-SHI KANAGAWA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Okabe, Kazuhiro Tokyo, JP 7 168

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation