Standard block architecture for integrated circuit design

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6536028
SERIAL NO

09525184

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A STANDARD BLOCK architecture for integrated circuit (IC) design. The STANDARD BLOCK architecture provides a new level of abstraction with a granularity and regularity that is most appropriate for the physical implementation of complex, large scale deep-submicron IC designs. To this end, the STANDARD BLOCK architecture combines the advantages of standard-cell-based and functional-block-based architectures. The STANDARD BLOCK architecture includes a STANDARD BLOCK form that is physically constrained having one fixed or quantized dimension and one variable dimension that ranges between predefined limits. The STANDARD BLOCK granularity is larger than the standard cell granularity such that each STANDARD BLOCK includes a plurality of standard cells. In the STANDARD BLOCK architecture, each STANDARD BLOCK has flexible physical design properties. In this design style, the STANDARD BLOCKs are provided as general physical abstractions such that each STANDARD BLOCK is akin to a black box model with the majority of its internal design aspects invisible to the top-level assembly tool while selected design aspects remain visible. The global design aspects of each STANDARD BLOCK include its fundamental architectural and structural characteristics, including its physically constrained form, and its fundamental power, timing, clock and signal integrity properties. With the STANDARD BLOCK architecture, quantization of the STANDARD BLOCKs' form dimensions relative to IC dimensions can be substantially constant and scalable with increased IC complexity. Thus, STANDARD BLOCK architecture can be applied to any IC designs as well as any intellectual property (IP) designs.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
AMMOCORE TECHNOLOGY INCSUITE 180 1190 SARATOGA AVENUE SAN JOSE CA 95129

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Avidan, Jacob Los Altos, CA 8 600
Chow, Stan Los Altos, CA 2 451
Fotakis, Dimitris Sunnyvale, CA 2 451
Katsioulas, Athanassios San Jose, CA 2 451

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation