Clock distribution without clock delay or skew

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6539490
SERIAL NO

09385379

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention provides a method and apparatus, for integrated circuits, that is able to generate clock signals at different destination points with little or no clock signal delay or skew. A slow rising input clock signal is propagated across a low loss transmission line. The slow rising input signal creates a region of substantially no clock signal delay between the signal at the beginning of the low loss transmission line and the signal at the end of the low loss transmission line. Comparators are used to compare the signals at the beginning and end of the low loss transmission lines and compare them to a reference signal. The compared signals are sampled during the region of substantially no clock signal delay or skew. The sampled clock signals with substantially no delay are sent to local destination points or other low loss transmission lines within the integrated circuit to transmit the signal to remote destination points.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
U S BANK NATIONAL ASSOCIATION AS COLLATERAL AGENT100 WALL STREET SUITE 1600 NEW YORK NY 10005

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ahn, Kie Y Chappaqua, NY 652 43807
Forbes, Leonard Corvallis, OR 1221 64037

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation