Method of making nonvolatile memory device having reduced capacitance between floating gate and substrate

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6548353
APP PUB NO 20030045057A1
SERIAL NO

09935604

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

This invention discloses a method of making a nonvolatile memory device, wherein the capacitance between the floating gate and the substrate is reduced to result in a high capacitive coupling ratio. First, a substrate with shallow trench isolation (STI) structures protruding above the substrate and a conductive layer confined between the STI structures is provided. The conductive layer is recessed below the STI structures to leave a recess. A spacer is formed on the sidewalls of the recess to serve as an oxidation mask for the underlying conductive layer. A thermal oxide layer is grown on the conductive layer where it is not covered by the spacer, and the spacer is then removed. An opening is etched through the conductive layer using the thumal oxide layer as an etch mask to define a floating gate. After removing the oxide layer, a thin inter-gate dielectric layer and a control gate layer are sequentially formed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATIONHSINCHU

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Tseng, Horng-Huei Hsinchu, TW 447 4884

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation