Semiconductor storage device having memory chips in a stacked structure

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6566760
SERIAL NO

09666063

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Two memory chips each being subjected to memory accesses in 2-bit units are assembled into a stacked structure by placing their back surfaces one over the other, so as to make memory accesses in 4-bit units. A memory module is so constructed that a plurality of such semiconductor storage devices, in each of which two memory chips each being subjected to memory accesses in 2-bit units are assembled into a stacked structure by placing their back surfaces one over the other, so as to make memory accesses in 4-bit units, are mounted on a mounting circuit board which is square and which is formed with electrodes along one latus thereof.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HITACHI LTD6-6 MARUNOUCHI 1-CHOME CHIYODA-KU TOKYO 1008280 ?1008280

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Inoue, Yoshihiko Fukuoka, JP 43 656
Kawamura, Masayasu Higashiyamato, JP 16 486
Kinoshita, Yoshitaka Akishima, JP 27 477
Nakamura, Atsushi Musashino, JP 688 7556
Sakaguchi, Yoshihiro Higashimurayama, JP 32 411
Takahashi, Yasushi Saitama, JP 193 3896

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation