US Patent No: 6,573,747

Number of patents in Portfolio can not be more than 2000

Digital update scheme for adaptive impedance control of on-die input/output circuits

Stats

ALSO PUBLISHED AS: 20030062920
ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

An adaptive impedance matching arrangement has an adaptive impedance circuit and a control circuit. The adaptive impedance circuit matches the impedance of a bus and is controlled according to control bits supplied by the control circuit. The control bits are updated according to a signal indicating the state of a queue maintaining transactions for the bus.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
INTEL CORPORATIONSANTA CLARA, CA24345

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Radhakrishnan, Prakash K Hillsboro, OR 1 34

Cited Art

Patent Info (Count) # Cites Year
 
HITACHI, LTD. (2)
4,719,369 Output circuit having transistor monitor for matching output impedance to load impedance 172 1986
6,049,221 Semiconductor integrated circuit system having function of automatically adjusting output resistance value 21 1998
 
ADVANTEST CORPORATION (1)
6,114,898 Method of signal transmission between semiconductor integrated circuits and output drive circuit for use therewith 24 1998
 
CSELT - CENTRO STUDI E LABORATORI TELECOMUNICAZIONI S.P.A. (1)
5,095,231 Automatic system for adjusting the output impedance of fast CMOS drivers 52 1990
 
CYPRESS SEMICONDUCTOR CORPORATION (1)
5,559,447 Output buffer with variable output impedance 43 1994
 
MILAN JANKOVIC (1)
5,134,311 Self-adjusting impedance matching driver 292 1990
 
SEAGATE TECHNOLOGY LLC (1)
5,677,639 Autonomous selection of output buffer characteristics as determined by load matching 14 1994
 
SUN MICROSYSTEMS, INC. (1)
5,955,894 Method for controlling the impedance of a driver circuit 44 1997

Patent Citation Ranking

Forward Cites

Patent Info (Count) # Cites Year
 
RAMBUS INC. (19)
6,924,660 Calibration methods and circuits for optimized on-die termination 44 2003
6,980,020 Calibration methods and circuits for optimized on-die termination 57 2003
7,196,567 Systems and methods for controlling termination resistance values for a plurality of communication channels 11 2004
7,151,390 Calibration methods and circuits for optimized on-die termination 37 2005
7,389,194 Driver calibration methods and circuits 5 2005
7,408,378 Calibration methods and circuits for optimized on-die termination 5 2005
7,439,760 Configurable on-die termination 3 2005
7,525,338 Calibration methods and circuits for optimized on-die termination 0 2006
7,362,130 Method and device for transmission with reduced crosstalk 8 2007
7,439,789 Systems and methods for controlling termination resistance values for a plurality of communication channels 2 2007
7,564,258 Calibration methods and circuits to calibrate drive current and termination impedance 1 2007
7,808,278 Driver calibration methods and circuits 3 2008
7,772,876 Configurable on-die termination 1 2008
7,741,868 Calibration methods and circuits to calibrate drive current and termination impedance 2 2009
7,948,262 Configurable on-die termination 0 2010
7,928,757 Calibration methods and circuits to calibrate drive current and termination impedance 2 2010
8,237,468 Driver calibration methods and circuits 0 2010
8,072,235 Integrated circuit with configurable on-die termination 1 2011
8,278,968 Calibration methods and circuits to calibrate drive current and termination impedance 0 2011
 
INTEL CORPORATION (4)
7,356,555 In-protocol impedance compensation control 2 2002
6,842,035 Apparatus and method for bus signal termination compensation during detected quiet cycle 10 2002
7,227,377 Apparatus and method for bus signal termination compensation during detected quiet cycle 6 2004
7,529,955 Dynamic bus parking 3 2005
 
RENESAS ELECTRONICS CORPORATION (2)
7,164,287 Semiconductor device 5 2004
8,111,085 Semiconductor integrated circuit, semiconductor storage device and impedance adjustment method 0 2010
 
ROUND ROCK RESEARCH, LLC (2)
7,535,250 Output impedance calibration circuit with multiple output driver models 2 2005
8,049,530 Output impedance calibration circuit with multiple output driver models 0 2009
 
SAMSUNG ELECTRONICS CO., LTD. (2)
7,656,185 Semiconductor integrated circuit device with a fail-safe IO circuit and electronic device including the same 1 2007
7,786,752 Memory systems, on-die termination (ODT) circuits, and method of ODT control 3 2007
 
ALTERA CORPORATION (1)
7,221,193 On-chip termination with calibrated driver strength 28 2005
 
EXCEM, SAS AU CAPITAL DE 96 000 EUROS (1)
7,167,019 Method and device for transmission with reduced crosstalk 7 2003
 
GLOBALFOUNDRIES INC. (1)
6,998,870 Method and apparatus for impedance matching in systems configured for multiple processors 5 2002
 
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. (1)
7,057,415 Output buffer compensation control 3 2003
 
NATIONAL SEMICONDUCTOR CORPORATION (1)
7,388,404 Driver circuit that limits the voltage of a wave front launched onto a transmission line 4 2006

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Dec 3, 2014
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00