Method and apparatus for improving resist pattern developing

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6575645
APP PUB NO 20020090575A1
SERIAL NO

10067062

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An apparatus and method for developing a selectively exposed resist pattern, on an integrated circuit wafer, which avoids damage to the resist pattern and allows greater freedom in the choice of resists. Developer is placed on a selectively exposed layer of resist for a first time. The layer of resist and developer are then immersed in a cleaning liquid time for a second time to stop the developing action and remove the developer. As an option, ultrasonic power can be delivered to the wafer or the cleaning liquid while the layer of resist is immersed in the cleaning liquid. The cleaning liquid is then removed from the layer of resist, now a resist pattern, and the wafer and resist pattern is placed in a vacuum for drying. As another option, heat can be applied to the wafer and resist pattern while they are in the vacuum. The wafer and resist pattern are then removed from the vacuum for further processing.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY8 LI-HSIN RD 6 HSINCHU SCIENCE PARK HSINCHU 300-78

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chiu, Wei-Kay Shin-Chu Hsien, TW 13 49

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation