Double side polished wafers having external gettering sites, and method of producing same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6576501
SERIAL NO

10160146

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor wafer manufacturing process is disclosed wherein a double side polished wafer having oxygen induced stacking faults to provide extrinsic gettering on the back surface of the wafer. The process includes polishing the back surface of the wafer, and depositing a thin polysilicon film on the polished back surface. The wafer is then subjected to a thermal oxidation step, wherein the polysilicon film is consumed by the thermal oxidation step. The oxide layer is then stripped from the back surface, leaving oxygen induced stacking faults on the back surface of the wafer. The front surface of the wafer is then polished, thereby producing a double side polished wafer containing extrinsic gettering sites on the polished back surface.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SEH AMERICA INC4111 N E 112TH AVENUE VANCOUVER WA 98682-6776

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Beauchaine, David A Vancouver, WA 6 44
Brown, Timothy L Vancouver, WA 21 54
Koveshnikov, Sergei V Vancouver, WA 19 111
San, Romony Vancouver, WA 3 2

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation