Method and apparatus for analog bias current optimization

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6577677
SERIAL NO

09473747

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An analog bias current optimization circuitry in a transceiver of a data communication system is capable of controlling the amount of a bias current of each of analog circuits. The analog bias current optimization circuitry generates a signal pattern which is sent to the analog circuits, such as TX-D/A converter, driver, RX-A/D converter, etc., and evaluates the signal quality of the analog circuits. Based on the evaluated signal quality, a bias current to each of the analog circuits is adjusted. A margin may be added to the bias current to ensure the signal quality in case there is a change in power supply voltage and/or temperature. One method of evaluating the signal quality of the analog circuits is to evaluate the residual echo of the output of an echo canceller (EC). Another method is to evaluate a signal error in a decision feedback equalizer (DFE). A further method is to evaluate a harmonic distortion at the output of a filter.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
LEVEL ONE COMMUNICATIONS INC9750 GOETHE ROAD SACRAMENTO CA 95827

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hara, Susumu Gold River, CA 47 515

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation