Method and system for chip design using remotely located resources

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6578174
APP PUB NO 20020188910A1
SERIAL NO

09877419

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A multi-faceted circuit design platform facilitates the design of circuits and chips by making it easier for designers to locate and incorporate available virtual component blocks into new designs. The platform provides designers with the necessary support data on the virtual component blocks and allows designers to perform integration and connectivity verification as well as basic functional verification. In addition, the platform may provide other tools and services, e.g., electronic design automation software, computing and processing resources, integrated circuit fabrication, etc. The tools and services may be from internal as well as external sources and may be provided in whole or in part. Further, the platform may facilitate purchase, lease, or other acquisitions of the tools and services offered through it. Access to the platform may be achieved through a variety of applications.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
CADENCE DESIGN SYSTEMS, INC.SAN JOSE, CA1694

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Zizzo, Claudio West Lothian, GB 7 179

Cited Art Landscape

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (2)
5878408 Data management system and process 225 1996
* 6058426 System and method for automatically managing computing resources in a distributed computing environment 108 1997
 
LSI LOGIC CORPORATION (1)
* 5933356 Method and system for creating and verifying structural logic model of electronic design from behavioral description, including generation of logic and timing models 170 1996
 
CADENCE DESIGN SYSTEMS, INC. (2)
* 6102961 Method and apparatus for selecting IP Blocks 41 1999
6269467 Block based design methodology 122 1999
 
COMMUNITY UNITED IP, LLC (1)
5862223 Method and apparatus for a cryptographically-assisted commercial network system designed to facilitate and support expert-based commerce 893 1996
 
GENESYS TELECOMMUNICATIONS LABORATORIES, INC. (1)
* 6141724 Remote application design 29 1998
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
Other [Check patent profile for assignment information] (4)
* 2003/0050,967 Apparatus and method for optimal selection of IP modules for design integration 9 2001
* 2003/0093,494 Interactive application note and method of supporting electronic components within a virtual support system 0 2001
* 2003/0191,656 Management of collaborative design process 2 2002
* 2007/0157,139 Characterization and verification for integrated circuit designs 19 2007
 
CYPRESS SEMICONDUCTOR CORPORATION (30)
8149048 Apparatus and method for programmable power management in a programmable analog circuit block 4 2001
8176296 Programmable microcontroller architecture 9 2001
* 7406674 Method and apparatus for generating microcontroller configuration information 50 2001
7770113 System and method for dynamically generating a configuration datasheet 5 2001
7010773 Method for designing a circuit for programmable microcontrollers 43 2001
* 7100139 Pinout views for allowed connections in GUI 9 2002
8533677 Graphical user interface for dynamically reconfiguring a programmable device 2 2002
8067948 Input/output multiplexer bus 19 2007
7825688 Programmable microcontroller architecture(mixed analog/digital) 7 2007
8069428 Techniques for generating microcontroller configuration information 14 2007
8092083 Temperature sensor with digital bandgap 4 2007
* 2008/0259,998 TEMPERATURE SENSOR WITH DIGITAL BANDGAP 46 2007
8026739 System level interconnect with programmable switching 30 2007
7737724 Universal digital block interconnection and channel routing 15 2007
9564902 Dynamically configurable and re-configurable data path 0 2007
8078894 Power management architecture, method and configuration system 13 2008
8065653 Configuration of programmable IC design elements 2 2008
8040266 Programmable sigma-delta analog-to-digital converter 4 2008
* 2008/0297,388 PROGRAMMABLE SIGMA-DELTA ANALOG-TO-DIGITAL CONVERTER 8 2008
8516025 Clock driven dynamic datapath chaining 4 2008
8130025 Numerical band gap 3 2008
9448964 Autonomous control in a programmable system 0 2010
8358150 Programmable microcontroller architecture(mixed analog/digital) 6 2010
8555032 Microcontroller programmable system on a chip with programmable interconnect 4 2011
8499270 Configuration of programmable IC design elements 3 2011
8909960 Power management architecture, method and configuration system 1 2011
8476928 System level interconnect with programmable switching 4 2011
8793635 Techniques for generating microcontroller configuration information 0 2011
8717042 Input/output multiplexer bus 0 2011
8736303 PSOC architecture 0 2011
 
BULL S.A. (1)
* 7080331 Method and system for automatic recognition of simulation configurations of an integrated circuit 0 2003
 
GETNER FOUNDATION LLC (1)
* 6801826 System and method for manufacturing semiconductor devices controlled by customer 14 2002
 
VISTAPRINT SCHWEIZ GMBH (5)
* 2006/0004,638 Assisted electronic product design 20 2004
8239283 Product design system and method 0 2008
* 2009/0037,298 Product Design System and Method 1 2008
8869045 Product design system and method 0 2012
* 2012/0272,165 PRODUCT DESIGN SYSTEM AND METHOD 0 2012
 
CADENCE DESIGN SYSTEMS, INC. (27)
7363099 Integrated circuit metrology 35 2002
* 2003/0229,410 Integrated circuit metrology 19 2002
7367008 Adjustment of masks for integrated circuit fabrication 208 2002
7353475 Electronic design for integrated circuits based on process related variations 34 2002
* 7325206 Electronic design for integrated circuits based process related variations 34 2002
7243316 Test masks for lithographic and etch processes 189 2002
7174520 Characterization and verification for integrated circuit designs 255 2002
* 2003/0237,064 Characterization and verification for integrated circuit designs 25 2002
* 2003/0229,868 Electronic design for integrated circuits based process related variations 99 2002
* 2003/0229,880 Test masks for lithographic and etch processes 17 2002
* 2003/0229,881 Adjustment of masks for integrated circuit fabrication 26 2002
* 2003/0229,412 Electronic design for integrated circuits based on process related variations 30 2002
7383521 Characterization and reduction of variation for integrated circuits 267 2004
* 2005/0132,306 Characterization and reduction of variation for integrated circuits 51 2004
7712056 Characterization and verification for integrated circuit designs 155 2007
7853904 Method and system for handling process related variations for integrated circuits based upon reflections 5 2007
* 2008/0027,698 Method and System for Handling Process Related Variations for Integrated Circuits Based Upon Reflections 19 2007
7962867 Electronic design for integrated circuits based on process related variations 149 2008
8209647 Extensible verification system 0 2008
8001516 Characterization and reduction of variation for integrated circuits 23 2008
* 2009/0031,261 CHARACTERIZATION AND REDUCTION OF VARIATION FOR INTEGRATED CIRCUITS 234 2008
* 8156453 Method and system identifying and locating IP blocks and block suppliers for an electronic design 6 2008
8521483 Method and apparatus for concurrent design of modules across different design entry tools targeted to single simulation 7 2010
* 8316342 Method and apparatus for concurrent design of modules across different design entry tools targeted to a single layout 7 2010
8516433 Method and system for mapping memory when selecting an electronic product 0 2010
* 8375344 Method and system for determining configurations 1 2010
* 8495531 Method and system for providing an architecture for selecting and using components for an electronic design 1 2011
 
CADALYTIC MEDIA, INC. (1)
* 2007/0050,268 Matching CAD objects with relevant manufacturer-and supplier-supplied content leveraging pay-for-placement search engine technology 3 2005
 
TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD. (5)
* 7461371 General purpose memory compiler system and associated methods 56 2003
* 2005/0060,500 General purpose memory compiler system and associated methods 54 2003
* 7003362 System and method for customized tape-out requests for integrated circuit manufacturing 4 2004
* 2005/0256,602 System and method for customized tape-out requests for integrated circuit manufacturing 1 2004
* 7941770 System and method for implementing an online design platform for integrated circuits 0 2007
 
FormFactor, Inc. (3)
* 7092902 Automated system for designing and testing a probe card 18 2004
7593872 Method and system for designing a probe card 3 2006
7930219 Method and system for designing a probe card 0 2009
 
XILINX, INC. (30)
6781407 FPGA and embedded circuitry initialization and processing 14 2002
6820248 Method and apparatus for routing interconnects to devices with dissimilar pitches 33 2002
6976160 Method and system for controlling default values of flip-flops in PGA/ASIC-based designs 23 2002
6941538 Method and system for integrating cores in FPGA-based system-on-chip (SoC) 58 2002
* 6754882 Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC) 23 2002
* 2003/0163,798 Method and system for integrating cores in FPGA-based system-on-chip (SoC) 4 2002
6934922 Timing performance analysis 10 2002
7111217 Method and system for flexibly nesting JTAG TAP controllers for FPGA-based system-on-chip (SoC) 12 2002
6839874 Method and apparatus for testing an embedded device 17 2002
7187709 High speed configurable transceiver architecture 9 2002
7111220 Network physical layer with embedded multi-standard CRC generator 6 2002
7088767 Method and apparatus for operating a transceiver in different data rates 6 2002
6961919 Method of designing integrated circuit having both configurable and fixed logic circuitry 11 2002
6973405 Programmable interactive verification agent 10 2002
6772405 Insertable block tile for interconnecting to a device embedded in an integrated circuit 5 2002
7092865 Method and apparatus for timing modeling 8 2002
7379855 Method and apparatus for timing modeling 5 2002
7421014 Channel bonding of a plurality of multi-gigabit transceivers 4 2003
7552415 Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC) 16 2004
6996796 Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC) 14 2004
* 2004/0225,992 Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC) 1 2004
7420392 Programmable gate array and embedded circuitry initialization and processing 6 2004
* 2005/0040,850 Programmable gate array and embedded circuitry initialization and processing 10 2004
7509614 Method and system for integrating cores in FPGA-based system-on-chip (SoC) 3 2005
7216328 Method and system for integrating cores in FPGA-based system-on-chip (SoC) 7 2005
7254794 Timing performance analysis 2 2005
7526689 Testing address lines of a memory controller 1 2006
9117046 Method of generating data for estimating resource requirements for a circuit design 0 2008
7984412 IC design estimation using mid-level elements of IP cores 2 2008
* 7979835 Method of estimating resource requirements for a circuit design 7 2008
 
FLEXTRONICS AP, LLC (7)
* 7134096 System and method for design, procurement and manufacturing collaboration 15 2003
* 2003/0221,172 System and method for design, procurement and manufacturing collaboration 1 2003
* 7712058 System and method for design, procurement and manufacturing collaboration 3 2006
* 2007/0038,967 System and method for design, procurement and manufacturing collaboration 1 2006
* 8806398 System and method for design, procurement and manufacturing collaboration 1 2010
* 2010/0242,005 System and method for design, procurement and manufacturing collaboration 1 2010
8799849 System and method for design, procurement and manufacturing collaboration 0 2013
 
RENESAS TECHNOLOGY CORP. (2)
* 2003/0009,471 Semiconductor intellectual property distribution system and semiconductor intellectual property distribution method 3 2002
* 2004/0044,967 Semiconductor intellectual property transmission system 1 2003
 
SOCIONEXT INC. (2)
* 7231613 Apparatus and system for developing LSI 0 2002
* 2003/0182,636 Apparatus and system for developing LSI 0 2002
 
MONTEREY RESEARCH, LLC (16)
8160864 In-circuit emulator and pod synchronized boot 0 2001
8103496 Breakpoint control in an in-circuit emulation system 6 2001
8078970 Graphical user interface with user-selectable list-box 5 2001
* 8069405 User interface for efficiently browsing an electronic document using data-driven tabs 5 2001
7774190 Sleep and stall in an in-circuit emulation system 4 2001
* 6966039 Method for facilitating microcontroller programming 45 2001
8103497 External interface for event architecture 6 2002
8089461 Touch wake for electronic devices 2 2005
8286125 Model for a hardware device-independent method of defining embedded firmware for programmable systems 2 2005
8069436 Providing hardware independence to automate code generation of processing device firmware 5 2005
8085067 Differential-to-single ended signal converter circuit and method 6 2006
8049569 Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes 8 2007
8402313 Reconfigurable testing system and method 5 2007
8085100 Poly-phase frequency synthesis oscillator 2 2008
8120408 Voltage controlled oscillator delay cell and method 1 2008
* 8539398 Model for a hardware device-independent method of defining embedded firmware for programmable systems 0 2010
 
NETVINCI, INC. (2)
* 7124376 Design tool for systems-on-a-chip 63 2001
* 2002/0038,401 Design tool for systems-on-a-chip 23 2001
 
MENTOR GRAPHICS CORPORATION (43)
* 6757882 Self-describing IP package for enhanced platform based SOC design 64 2002
* 2003/0005,396 Phase and generator based SOC design and/or verification 20 2002
* 7013442 Synthesis strategies based on the appropriate use of inductance effects 18 2002
* 2004/0210,854 Parellel electronic design automation: shared simultaneous editing 13 2004
7587695 Protection boundaries in a parallel printed circuit board design environment 11 2004
7516435 Reservation of design elements in a parallel printed circuit board design environment 3 2004
7305648 Distributed autorouting of conductive paths in printed circuit boards 5 2004
* 2005/0114,821 Distributed autorouting of conductive paths 5 2004
* 2005/0044,518 Reservation of design elements in a parallel printed circuit board design environment 13 2004
* 2004/0225,988 Protection boundaries in a parallel printed circuit board design environment 18 2004
* 7353468 Secure exchange of information in electronic design automation 8 2004
* 2005/0071,792 Secure exchange of information in electronic design automation 2 2004
7546571 Distributed electronic design automation environment 50 2004
* 2006/0095,882 Distributed electronic design automation environment 20 2004
* 2006/0101,368 Distributed electronic design automation environment 60 2004
7496871 Mutual inductance extraction using dipole approximations 12 2004
7590963 Integrating multiple electronic design applications 0 2004
* 2005/0114,865 Integrating multiple electronic design applications 7 2004
8326926 Distributed electronic design automation architecture 5 2005
7426706 Synthesis strategies based on the appropriate use of inductance effects 13 2006
* 2006/0143,586 Synthesis strategies based on the appropriate use of inductance effects 8 2006
* 2006/0259,978 Secure exchange of information in electronic design automation with license-related key generation 5 2006
8161438 Determining mutual inductance between intentional inductors 6 2006
* 2006/0282,492 Determining mutual inductance between intentional inductors 13 2006
* 2009/0222,927 Concealment of Information in Electronic Design Automation 2 2007
7698664 Secure exchange of information in electronic design automation 4 2007
7788622 Distributed autorouting of conductive paths 2 2007
* 2008/0034,342 Distributed Autorouting of Conductive Paths 10 2007
* 2008/0059,932 Parallel Electronic Design Automation: Shared Simultaneous Editing 6 2007
* 2008/0148,348 SECURE EXCHANGE OF INFORMATION IN ELECTRONIC DESIGN AUTOMATION 2 2008
8091054 Synthesis strategies based on the appropriate use of inductance effects 3 2008
8549449 Mutual inductance extraction using dipole approximations 5 2009
* 2009/0172,613 Mutual Inductance extraction using dipole approximations 10 2009
8214788 High-frequency VLSI interconnect and intentional inductor impedance extraction in the presence of a multi-layer conductive substrate 0 2009
7949990 Parallel electronic design automation: shared simultaneous editing 3 2010
* 2010/0199,240 Parallel Electronic Design Automation: Shared Simultaneous Editing 1 2010
8302039 Secure exchange of information in electronic design automation 4 2010
* 2010/0199,107 SECURE EXCHANGE OF INFORMATION IN ELECTRONIC DESIGN AUTOMATION 1 2010
8650522 Determining mutual inductance between intentional inductors 0 2012
8732648 High-frequency VLSI interconnect and intentional inductor impedance extraction in the presence of a multi-layer conductive substrate 7 2012
8826204 Mutual inductance extraction using dipole approximations 0 2013
8910108 High-frequency VLSI interconnect and intentional inductor impedance extraction in the presence of a multi-layer conductive substrate 0 2014
9230054 High-frequency VLSI interconnect and intentional inductor impedance extraction in the presence of a multi-layer conductive substrate 0 2014
 
RENESAS ELECTRONICS CORPORATION (1)
* 6968515 Semiconductor circuit designing apparatus and a semiconductor circuit designing method in which the number of steps in a circuit design and a layout design is reduced 0 2001
 
INTELLITECH CORPORATION (1)
* 9152749 Management system, method and apparatus for licensed delivery and accounting of electronic circuits 0 2003
 
KABUSHIKI KAISHA TOSHIBA (3)
* 7079994 Method and system for producing semiconductor devices 1 2001
* 7676774 System LSI verification system and system LSI verification method 0 2007
* 2007/0271,533 SYSTEM LSI VERIFICATION SYSTEM AND SYSTEM LSI VERIFICATION METHOD 1 2007
 
SYNOPSYS, INC. (1)
8032846 Efficient provisioning of resources in public infrastructure for electronic design automation (EDA) tasks 2 2011
 
ADVANTEST CORPORATION (2)
* 8060851 Method for operating a secure semiconductor IP server to support failure analysis 0 2007
* 2010/0031,092 METHOD FOR OPERATING A SECURE SEMICONDUCTOR IP SERVER TO SUPPORT FAILURE ANALYSIS 5 2007
 
AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. (7)
* 7020716 Method and system for verifying the hardware implementation of TCP/IP 4 2001
* 2003/0046,418 Method and system for verifying the hardware implementation of TCP/IP 11 2001
* 6931606 Automatic method and system for instantiating built-in-test (BIST) modules in ASIC memory designs 2 2001
7269803 System and method for mapping logical components to physical locations in an integrated circuit design environment 86 2003
7620743 System and method for implementing multiple instantiated configurable peripherals in a circuit design 1 2004
* 2005/0223,388 System and method for implementing multiple instantiated configurable peripherals in a circuit design 2 2004
* 2005/0204,235 Automatic method and system for instantiating built-in-test (BIST) modules in ASIC memory designs 0 2005
 
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. (3)
* 2003/0229,612 Circuit design duplication system 5 2002
* 7039892 Systems and methods for ensuring correct connectivity between circuit designs 13 2003
* 2005/0188,334 Circuit design interface 1 2004
 
LSI LOGIC CORPORATION (2)
* 2005/0229,143 System and method for implementing multiple instantiated configurable peripherals in a circuit design 4 2004
7139991 Automatic method and system for instantiating built-in-test (BIST) modules in ASIC memory designs 2 2005
 
LATTICE SEMICONDUCTOR CORPORATION (2)
7788623 Composite wire indexing for programmable logic devices 1 2007
7890913 Wire mapping for programmable logic devices 1 2008
 
NATIONAL INSTRUMENTS CORPORATION (4)
* 7559032 System and method for enabling a graphical program to respond to user interface events 8 2001
* 2003/0071,845 System and method for enabling a graphical program to respond to user interface events 30 2001
8205161 Graphical programming system with event-handling nodes 2 2009
8037369 Error handling structure for use in a graphical program 2 2009
 
VISTEON GLOBAL TECHNOLOGIES, INC. (2)
* 7146579 VRML interface software for image and data compilation 1 2001
* 2003/0115,567 VRML interface software for image and data compilation 0 2001
 
PRAESAGUS, INC. (1)
7200823 Electronic design for integrated circuits based process related variations 0 2002
 
FULCRUM MICROSYSTEMS, INC. (1)
* 2004/0100,900 Message transfer system 5 2003
 
RICOH COMPANY, LTD. (1)
* 7139773 Object matching management system enabling instantaneous reflection of change in object information in operation terminals 0 2002
 
INVENTEC CORPORATION (2)
* 7383526 Cost-optimization method 0 2005
* 2006/0236,286 Cost-optimization method 1 2005
 
NATIONAL SEMICONDUCTOR CORPORATION (4)
* 7966588 Optimization of electrical circuits 20 2008
9087164 Visualization of tradeoffs between circuit designs 3 2010
* 2010/0325,599 VISUALIZATION OF TRADEOFFS BETWEEN CIRCUIT DESIGNS 17 2010
8332789 Power supply optimization for electrical circuits designed over the internet 2 2011
 
HSBC BANK USA (1)
* 2004/0181,486 Probe card designed by automated system 1 2004
 
RPX CORPORATION (1)
7893724 Method and circuit for rapid alignment of signals 3 2007
 
ALCATEL (1)
* 2003/0041,235 Configuration tool 60 2002
 
Daro Semiconductors Ltd. (1)
* 6694494 Method of designing a multi-module single-chip circuit system 3 2002
 
ARM FINANCE OVERSEAS LIMITED (1)
* 2008/0222,581 Remote Interface for Managing the Design and Configuration of an Integrated Circuit Semiconductor Design 13 2007
* Cited By Examiner