Dual chip in package with a wire bonded die mounted to a substrate

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6586825
SERIAL NO

09843443

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A package comprises a top die and a bottom die. The top die has top and bottom surfaces while the bottom die has top and bottom surfaces. The bottom die is mounted on a substrate, which has a top surface, such that the bottom surface of the bottom die faces the top surface of the substrate. The bottom surface of the top die is separated from the top surface of the bottom die by an interposer, which creates a space between the exterior regions of the top surface of the bottom die and the bottom surface of the top die. Each of a plurality of wires, which are electrically connected to the bottom die, runs through this space (i.e. runs between the top surface of the bottom die and the bottom surface of the top die), thereby permitting (if desired) the top die to be at least as large as the bottom die.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
BELL SEMICONDUCTOR LLC401 N MICHIGAN AVE SUITE 1600 CHICAGO IL 60611

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Alagaratnam, Maniam Cupertino, CA 23 867
Desai, Kishor Fremont, CA 38 448
Rajagopalan, Sarathy Fremont, CA 13 73

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation