Method and apparatus for controlling anti-phase domains in semiconductor structures and devices

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6589856
SERIAL NO

09921905

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

High quality epitaxial layers of monocrystalline materials can be grown overlying monocrystalline substrates such as large silicon wafers by forming a compliant substrate for growing the monocrystalline layers. An accommodating buffer layer comprises a layer of monocrystalline oxide spaced apart from a silicon wafer by an amorphous interface layer of silicon oxide. The amorphous interface layer dissipates strain and permits the growth of a high quality monocrystalline oxide accommodating buffer layer. The accommodating buffer layer has a lattice registry to both the underlying silicon wafer and the overlying monocrystalline material layer. Any lattice mismatch between the accommodating buffer layer and the underlying silicon substrate is taken care of by the amorphous interface layer. In addition, formation of a compliant substrate may include utilizing surfactant enhanced epitaxy, epitaxial growth of single crystal silicon onto single crystal oxide, and epitaxial growth of Zintl phase materials. The layers of the semiconductor structure may be manufactured in such a way as to control the formation of anti-phase domains so that the structure may operate without the deleterious effects associated with such defects. Such manufacture may include heat treating the substrate to essentially or completely eliminate single steps (anti-phase domains) by forming double steps that can transfer to the oxide interface layer and suppress the formation of anti-phase domains by forming double step therein, in preference to single steps.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SHENZHEN XINGUODU TECHNOLOGY CO LTD17TH FLOOR JINSONG MANSION TERRA INDUSTRIAL & TRADE PARK FUTIAN SHENZHEN

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Curless, Jay A Tempe, AZ 12 142

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation