Compliant integrated circuit package

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6603209
SERIAL NO

09306623

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention provides a method for fabricating a compliant microelectronic device package and an associated apparatus for substantially obviating thermal, compliancy and interconnection problems. Flexible, dielectric layers are used having on a first surface a plurality conductive leads which are each electrically coupled at a first end to at least one conductive pad also coupled to the first surface of the dielectric layers. A second end of the conductive leads are further coupled between the dielectric layers across a bonding gap. A compliant layer is then coupled to the bottom surface of the dielectric layers. One of the dielectric layers is coupled to the surface of a die by one of the compliant layer such that the die bond pads are juxtaposed with respective leads in the bonding gap. This assembly is attached to a protective structure and is encapsulated. A solder mask may be placed over the exposed surface of the dielectric layers to cover the leads and prevent shoring. Further, a conductive layer may be used in the package as a ground layer of a voltage reference layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TESSERA INC3025 ORCHARD PARKWAY SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
DiStefano, Thomas H Monte Sereno, CA 191 14662
Karavakis, Konstantine Cupertino, CA 73 2085
Mitchell, Craig Santa Clara, CA 116 3503
Smith, John W Palo Alto, CA 213 9165

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation