Isolated stack-gate flash cell structure and its contactless flash memory arrays

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6621119
SERIAL NO

10358507

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An isolated stack-gate flash cell structure comprises a gate region being formed between common-source/drain regions. The common-source/drain region comprises a pair of divided source/drain diffusion regions being isolated by an etched-back planarized field-oxide layer formed over a shallow trench in a semiconductor substrate and a pair of extended floating-gate spacers being formed over a portion of a pair of etched-back first sidewall dielectric spacers and the etched-back planarized field-oxide layer. The gate region comprises a major floating-gate being formed over a tunneling dielectric layer and integrated with nearby two extended floating-gate spacers to form an integrated floating-gate. A word line over an intergate dielectric layer is formed over the integrated floating-gate. The isolated stack-gate flash cell structure is used to form two contactless parallel divided source/drain diffusion bit-lines arrays.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SILICON-BASED TECHNOLOGY CORP1F NO 23 R&D RD 1 SCIENCE-BASED INDUSTRIAL PARK HSINCHU R O C

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Wu, Ching-Yuan 1F, No.23, R&D Rd.1, Science-Based Industrial Park, Hsinchu, TW 57 975

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation