Method for verifying timing in a hard-wired IC device modeled from an FPGA

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6625788
SERIAL NO

09741931

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and system for converting an architecture-specific design of a first type into an architecture-specific design of a second type such that race conditions and other anomalies are detected in the second type. By identifying routing delays in a first architecture and what those same routing delays would be in a second architecture, the method and system verify that a design has been properly converted. The method and system are applicable to the conversion of programmable interconnect logic devices to mask programmable logic devices. For example, a method for verifying timing for a design implemented in a new device when the design is to be moved from an old device. The method is particularly useful for verifying timing in a mask programmable device (HardWire) when the design is being converted from a field programmable device (FPGA). By identifying routing delays of critical paths and paths for which a designer has established requirements, the method efficiently and reliably determines which paths in the new device need to be compared and verified. Reports generated according to the method of the invention greatly simplify the task of assuring a satisfactory conversion.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
XILINX INC2100 LOGIC DRIVE SAN JOSE CA 95124

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Buch, Kiran Fremont, CA 3 24
Vashi, Mehul Santa Clara, CA 3 23

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation