Upscaled clock feeds memory to make parallel waves

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6636096
APP PUB NO 20020052071A1
SERIAL NO

09969715

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit has a clock input for receiving a primary clock signal, clock reconfiguring device fed by the clock input for generating one or more secondary reconfigured clock signals, and utility circuitry fed by the clock reconfiguring device for constituting application utility functions under synchronization by the secondary clock signals. In particular, the clock input a clock upscaling device for from the primary clock signal generating an intermediate clock signal with an upscaled frequency for thereby feeding the clock reconfiguring device. Furthermore, the clock reconfiguring device a has late-programmable and low power memory driven by the intermediate clock signal for generating the secondary reconfigured clock signals. These are wave-shape patterns read-out from a plurality of separately and sequentially drivable memory locations.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ST WIRELESS SACHEMIN DU CHAMP-DES-FILLES 39 PLAN-LES-OUATES CH-1228

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Drenth, Joannes Christianus Niederfeldstrasse 33, CH-8932 Mettmenstetten, CH 2 73
Schaffer, Bernhard Ottenbergstrasse 29, CH-8572 Berg/TG, CH 31 300
Thommen, Daniel Zimmergasse 17, CH-8008 Zurich, CH 60 1893

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation