Display device and method of manufacturing the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6636279
APP PUB NO 20020008793A1
SERIAL NO

09682102

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A Thin Film Transistor (TFT) array substrate has a dummy signal line as a short circuit wiring for preventing a short circuit due to electrostatic breakdown between a signal line as an upper layer wiring and a gate line as a lower wiring. The dummy signal line is formed on an outer peripheral area of the TFT array substrate. This dummy signal line has a three-layer structure of a silicon lower layer, an Indium Tin Oxide (ITO) intermediate layer and an aluminum (Al) upper layer, enumerated from the lower layer. Although the silicon layer is formed as one consecutive wiring during formation thereof, the silicon layer is etched simultaneously with the Al layer when the Al layer is subjected to pattern forming, and is electrically disconnected between the gate lines. Since the dummy wiring is disconnected after its formation, a short circuit does not occur between the gate lines even in the case where the dummy wiring and two or more of the gate lines are short-circuited with each other.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
VIDEOCON GLOBAL LIMITEDINTERNATIONAL TRUST BUILDING P O BOX 659 ROAD TOWN TARTOLA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Iiyori, Hideo Sagamihara, JP 3 30
Takasugi, Shinji Yokohama, JP 56 898

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation