Isolation of memory cells in cross point arrays

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6636436
APP PUB NO 20030081452A1
SERIAL NO

09983701

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory array includes memory cells located at cross points of first and second conductors. The memory cells are compound structures including an isolation element for isolating a memory cell from sneak path currents, and a re-writeable storage element for storing a binary state of the memory cell. The isolation elements include tunnel gate surface effect transistor gate oxides, and pillar diode structures. A control gate of the transistor disconnects the tunnel junction from sidewalls of the pillar, preventing sneak path current flow through the memory cells. The isolation elements in the memory cells do not require additional space on the substrate, allowing for a high array density. In addition, the memory cells have a low forward voltage drop, improving the readability of the memory array.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
DATA QUILL LIMITEDAKARA BUILDING 24 DE CASTRO STREET ROAD TOWN TORTOLA

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Perner, Frederick A Palo Alto, CA 147 4168

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation