Importance

Loading Importance Indicators...

Abstract

An n-bit binary value corresponding to an amount of phase shift d is assigned to an SREG, and a shift operation is performed. An n-bit vector value corresponding to a decimal value '1' is assigned to an LAT as an initial value. Thereafter, the input from an SW is sequentially stored. An MUL performs a square operation within a Galois field GF (2.sup.n) for the output of the LAT. A DBL performs a double operation within the Galois field GF (2.sup.n) for the output of the MUL. The SW selects either of the outputs of the MUL and the DBL according to the output value from the MSB side of the SREG. After the shift operation and the latch operation are performed a number of times n, the n-bit output of the LAT is output as respective phase shift coefficients b.sub.0 through b.sub.n-1.

Loading the Abstract Image...

First Claim