Method and system for efficient cache memory updating with a least recently used (LRU) protocol

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6643742
SERIAL NO

09528748

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of and system for concurrently processing multiple memory requests. The first and second memory requests contain a linear address. A search for the cache entry in a cache block is issued in response to the linear address. After locating the cache entries associated with the memory requests, there is an update of the least recently used status for the cache entries with reference to the memory requests.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BLVD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Beavens, James A Hillsboro, OR 2 50
Vidwans, Rohit Portland, OR 3 114

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation