Method and circuit for reducing the power up time of a phase lock loop
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 23, 2003
Grant Date -
N/A
app pub date -
Sep 18, 2002
filing date -
Sep 18, 2002
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method and circuit for reducing the power up time of a phase lock loop (PLL). In one embodiment, the present invention cuts off a first voltage to the phase lock loop thereby powering down the phase lock loop. In power down, a second voltage is utilized to maintain the power requirements of the filter node within the phase lock loop while the other components of the phase lock loop are powered down. The PLL is now in a power down mode. The present invention then restores the first voltage to the PLL. Once the internal components of the PLL stabilize, the second voltage is disengaged from the filter node wherein the phase lock loop is powered up to operational power.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully