Interconnect substrate and semiconductor device electronic instrument

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6670700
SERIAL NO

09807605

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An interconnect substrate includes an upper substrate (30) on which an upper interconnect pattern (32) is formed, and a lower substrate (40) on which a lower interconnect pattern (42) is formed and to which the upper substrate (30) is adhered. The lower interconnect pattern (42) includes first lower land section (53) which are formed in the center portion of a first region (50) and are connected to the upper interconnect pattern (32), second lower land sections (64) which are formed in a second region (60) and are electrically connected to a second electronic chip, and lower connection sections (45) which run outside the center portion in the first region (50) than the center portion and connect the first lower land section (53) to the second lower land section (64).

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • SEIKO EPSON CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hashimoto, Nobuaki Suwa, JP 243 3229

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation