Apparatus and method for communicating time-division multiplexed data and packet data on a shared bus

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6674750
SERIAL NO

09404884

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus for communicating both packet data and time division multiplexed (TDM) transmissions over a shared bus. An apparatus is providing having a shared data communication bus and first and second control signals. The first control signal indicates the transmission of time division multiplexed data on the shared data communication bus, while the second control signal indicates the transmission of packet data on the shared data communication bus. A plurality of packet modules are provided, wherein each packet module is responsive to the state of the first and second control signals, and each packet module is further configured to transmit and receive data across the shared data communication bus. A plurality of synchronous interfacemodules are further provided, wherein each synchronous interface module is configured to transmit and receive data across the shared data communication bus. The method includes the steps of asserting a packet data transmission inhibit signal whenever TDM data transmissions are occurring over the shared bus and de-asserting the packet data transmission inhibit signal whenever no TDM data transmissions are occurring over the shared bus. The preferred method further includes the step of allocating a portion of a data transmission bandwidth of the shared bus, to the transmission of packet data. Finally, the preferred method includes the steps of inhibiting the communication of packet data over the shared bus when the packet data transmission inhibit signal is asserted, and permitting the communication of packet data over the shared bus (in the allocated portion of the data transmission bandwidth) when the packet data transmission inhibit signal is de-asserted.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
IPR 3 PTY LTDLEVEL 1 16 ORD ST PO BOX 1327 WEST PERTH WA 6005

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Castellano, Robert Howell, NJ 4 68

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation