Methods and apparatus for obtaining a trace of a digital signal within a field programmable gate array device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6681353
SERIAL NO

09609967

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The invention is directed to techniques which use a test circuit within an FPGA device to obtain a trace of a digital signal used by normal operating circuitry of the FPGA device. The test circuit stores the trace in memory of the FPGA device which is accessible without the need of a logic analyzer (e.g., accessible in a memory mapped or I/O mapped manner). Accordingly, the deficiencies of a conventional built-in approach (e.g., including a mounted connector and connections by sacrificing circuit board area) and soldering approach (e.g., soldering wires to the circuit board requiring time and effort, and increasing the likelihood of signal distortion) for logic analyzer access are avoided. One arrangement of the invention is directed to a computer system having a bus, a processor coupled to the bus, and an FPGA device coupled to the bus. The FPGA device includes (i) normal operating circuitry for performing a normal operating function of the FPGA device, and (ii) a test circuit coupled to the normal operating circuitry. The test circuit is configured to obtain a trace of a digital signal used by the normal operating circuitry. In particular, the test circuit receives, from the processor and through the bus, a control signal enabling capture of the digital signal. The test circuit then captures samples of the digital signal in response to the control signal, and stores the captured samples of the digital signal in the test circuit. The captured samples form the trace of the digital signal. Accordingly, the circuit board designer can avoid the deficiencies of using a logic analyzer, and perform a test-and-debug procedure using the test circuit of the FPGA device.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
EMC IP HOLDING COMPANY LLC176 SOUTH STREET HOPKINTON MA 01748

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Barrow, Jonathan J Canton, MA 6 147

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation