Semiconductor device with improved peripheral resistance element and method for fabricating same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6696719
APP PUB NO 20010017385A1
SERIAL NO

09729803

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor device in which a cell capacitor with an MIM or MIS structure is formed using a conductive material with a low resistivity for the upper electrode and a resistance element is formed using a conductive material with high resistance without increasing the complexity of the fabrication process. A plate electrode used for the upper electrode of the cell capacitor and for the resistance element is made by forming a three-layer structure including a low resistance conductive material layer, an insulating film layer on the low resistance conductive material layer, and a high resistance conductive material layer on the insulating film layer, patterning the three-layer structure in the same shape, and using the low resistance conductive material layer as the upper electrode of the cell capacitor and the high resistance conductive material layer as the resistance element.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • NEC ELECTRONICS CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Yamamoto, Ichiro Tokyo, JP 77 653

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation