Method for forming crystalline silicon layer and crystalline silicon semiconductor device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6703289
SERIAL NO

10007670

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A plurality of linear catalytic metal element portions are arranged at predetermined intervals just on or just beneath an amorphous silicon layer, and, in this state, the amorphous silicon layer is heat treated to crystallize the amorphous silicon layer and consequently to form a polycrystalline silicon layer. This construction can realize the provision of a method for the formation of an evenly oriented, high-quality crystalline silicon layer in a large area, and a crystalline silicon semiconductor device produced by this method.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HITACHI CABLE LTD14-1 SOTOKANDA 4-CHOME CHIYODA-KU TOKYO 101-8971

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Minakawa, Yasushi Ibaraki, JP 1 9
Muramatsu, Shinichi Ibaraki, JP 22 224
Oka, Fumihito Ibaraki, JP 44 340
Sasaki, Tadashi Ibaraki, JP 77 1111

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation