Method and arrangement for layout and manufacture of gridless nonManhattan semiconductor integrated circuits

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6711727
SERIAL NO

09681775

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention introduces several methods for implementing integrated circuits that use gridless non Manhattan routing to connect the integrated circuit components. In one embodiment, the non Manhattan routed integrated circuits are created by creating an initial route and then compacting the design down. In another embodiment, a gridless non Manhattan integrated circuits are implemented by adapting a gridless Manhattan routing system into a gridless non Manhattan routing system by rotating a plane of a tile based maze router.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CADENCE DESIGN SYSTEMS INC2655 SEELY AVENUE SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Caldwell, Andrew Sunnyvale, CA 120 1490
Teig, Steven Menlo Park, CA 333 6577

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation