Fork-like memory structure for ULSI DRAM

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6724033
SERIAL NO

09233820

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A masking and etching technique during the formation of a memory cell capacitor which simultaneously separates storage poly into individual storage poly nodes and etches recesses into the storage poly nodes which increase the surface area of the storage poly nodes and thereby increase the capacitance of a completed memory cell without additional processing steps.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • Assignment data not available. Check PTO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ma, Manny Kin F 2427 E. Gloucester St., Boise, ID 83706 29 309
Schoenfeld, Aaron 4226 S. Trailridge Ave., Boise, ID 83705 52 1100

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation