Memory circuit for use in hardware emulation system

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6732068
APP PUB NO 20020161568A1
SERIAL NO

09922113

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A hardware emulation system is disclosed which reduces hardware cost by time-multiplexing multiple design signals onto physical logic chip pins and printed circuit board. The reconfigurable logic system of the present invention comprises a plurality of reprogrammable logic devices, and a plurality of reprogrammable interconnect devices. The logic devices and interconnect devices are interconnected together such that multiple design signals share common I/O pins and circuit board traces. A logic analyzer for a hardware emulation system is also disclosed. The logic circuits necessary for executing logic analyzer functions is programmed into the programmable resources in the logic chips of the emulation system.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CADENCE DESIGN SYSTEMS INC2655 SEELY AVENUE SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bauer, Jerry R Cupertino, CA 7 511
Bershteyn, Mikhail Campbell, CA 23 793
Butts, Michael R Portland, OR 40 2617
Sample, Stephen P Saratoga, CA 39 2816

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation