US Patent No: 6,744,101

Number of patents in Portfolio can not be more than 2000

Non-uniform gate/dielectric field effect transistor

Stats

ALSO PUBLISHED AS: 20010017390
ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

A field effect transistor (FET) structure, and method for making the same, which further suppresses short-channel effects based on variations within the gate dielectric itself. The FET structure utilizes non-uniform gate dielectrics to alter the vertical electric field presented along the channel. The thickness and/or dielectric constant of the gate dielectric is varied along the length of the channel to present a vertical electric field which varies in a manner that tends to reduce the short-channel effects and gate capacitances.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
GLOBALFOUNDRIES INC.SUNNYVALE, CA4006

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Liu, Yowjuang William San Jose, CA 21 278
Long, Wei Sunnyvale, CA 26 190
Wollesen, Don Saratoga, CA 2 45

Cited Art

Patent Info (Count) # Cites Year
 
CYPRESS SEMICONDUCTOR CORPORATION (2)
5,741,737 MOS transistor with ramped gate oxide thickness and method for making same 30 1996
5,897,354 Method of forming a non-volatile memory device with ramped tunnel dielectric layer 40 1996
 
LG SEMICON CO., LTD. (1)
6,238,985 Semiconductor device and method for fabricating the same 8 1999
 
MOTOROLA, INC. (1)
5,314,834 Field effect transistor having a gate dielectric with variable thickness 44 1991
 
ROHM CO., LTD. (1)
5,338,954 Semiconductor memory device having an insulating film and a trap film joined in a channel region 63 1993
 
SUN MICROSYSTEMS, INC. (1)
6,110,783 Method for forming a notched gate oxide asymmetric MOS device 44 1997

Patent Citation Ranking

Forward Cites

Patent Info (Count) # Cites Year
 
INTEL CORPORATION (2)
7,285,829 Semiconductor device having a laterally modulated gate workfunction and method of fabrication 5 2004
7,666,727 Semiconductor device having a laterally modulated gate workfunction and method of fabrication 0 2005
 
KABUSHIKI KAISHA TOSHIBA (1)
7,982,260 Semiconductor memory device 2 2008
 
MACRONIX INTERNATIONAL CO., LTD. (1)
7,875,938 LDMOS device with multiple gate insulating members 0 2008

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Dec 1, 2015
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00