Integrated structure comprising a patterned feature substantially of single grain polysilicon

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6746940
APP PUB NO 20030017666A1
SERIAL NO

10247177

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The electrical performance of a dielectric film for capacitive coupling in an integrated structure is enhanced by forming the polycrystalline electrically conductive layer coupled with the dielectric film substantially unigranular over the coupling area, commonly to be defined by patterning the stacked dielectric and conductive layers. The process forms a polycrystalline silicon film having exceptionally large grains of a size on the same order of magnitude as the dimensions of the patterned details. These exceptionally large grains are obtained by preventing the formation of 'precursor nuclei' of subsequent grain formation and growth at the deposition interface with the dielectric that are apparently formed during the first instants of silicon CVD deposition and by successively growing the crystallites at a sufficiently low annealing temperature.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SGS-THOMSON MICROELETRONICS S R LAGRATE BRIANZA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ferroni, Giovanni Milan, IT 2 0
Queirolo, Giuseppe Milan, IT 5 40

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation