Methods for providing void-free layers for semiconductor assemblies

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6780747
APP PUB NO 20020094671A1
SERIAL NO

10097032

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of providing a substantially void free layer for one or more flip chip assemblies, or one or more microelectronic components, utilizing a curable encapsulant. Also disclosed is a method of injecting an encapsulant into an assembly and a method of treating a microelectronic component to form a void free layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TESSERA INC3025 ORCHARD PARKWAY SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Distefano, Thomas H Monte Sereno, CA 191 14662
Fjelstad, Joseph Sunnyvale, CA 130 7144

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation