Method of manufacturing an integrated circuit package

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6790710
APP PUB NO 20030143781A1
SERIAL NO

10062650

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In one aspect, the present invention features a method of manufacturing an integrated circuit package including providing a substrate having a first surface, a second surface opposite the first surface, a cavity through the substrate between the first and second surfaces and a conductive via extending through the substrate and electrically connecting the first surface of the substrate with the second surface of the substrate, applying a strip to the second surface of the substrate, mounting a semiconductor die on the strip, at least a portion of the semiconductor die being disposed inside the cavity, encapsulating in a molding material at least a portion of the first surface of the substrate, and removing the strip from the substrate. In another aspect, the invention features an integrated circuit package including a substrate having a first surface, a second surface opposite the first surface, a cavity through the substrate between the first and second surfaces and a conductive via extending through the substrate and electrically connecting the first surface of the substrate with the second surface of the substrate, a semiconductor die electrically coupled with the conductive via, at least a portion of the semiconductor die being disposed inside the cavity of the substrate, an encapsulant material encapsulating a portion of the semiconductor die such that at least a portion of a surface of the semiconductor die is exposed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
UTAC HEADQUARTERS PTE LTDSINGAPORE

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cheung, Tsang Kwok Fanbury, HK 2 90
Combs, Edward G Foster, CA 15 1571
Fan, Chun Ho Sham Tseng, HK 60 3459
Keung, Chow Lap Kowloon, HK 2 90
Labeeb, Sadak Thamby Rivera Garden, IN 6 400
McLellan, Neil Robert Mid Levels, HK 7 469

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation