Method for fabricating a semiconductor chip interconnect

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6812126
SERIAL NO

09553933

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A microelectronic semiconductor interconnect structure barrier and method of deposition provide improved conductive barrier material properties for high-performance device interconnects. The barrier comprises a dopant selected from the group consisting of platinum, palladium, iridium, rhodium, and time. The barrier can comprises a refractory metal selected from the group consisting of tantalum, tungsten titanium, chromium, and cobalt, and can also comprise a third element selected from the group consisting of carbon, oxygen and nitrogen. The dopant and other barrier materials can be deposited by chemical-vapor deposition to achieve good step coverage and a relatively conformal thin film with a good nucleation surface for subsequent metallization such as copper metallization. In one embodiment, the barrier suppresses diffusion of copper into other layers of the device, including the inter-metal dielectric, pre-metal dielectric, and transistor structures.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CVC PRODUCTS INCROCHESTER NY

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bubber, Randhir S San Ramon, CA 8 965
Moslehi, Mehrdad M Los Altos, CA 307 13906
Paranjpe, Ajit P Sunnyvale, CA 38 3080
Velo, Lino A San Ramon, CA 10 878

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation