Method of fabricating a semiconductor device with a passivation film

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6815265
APP PUB NO 20030146514A1
SERIAL NO

10202042

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An uppermost interlayer isolation film is provided on a semiconductor substrate. An uppermost wire is provided on the uppermost interlayer isolation film. A silicon oxide film is provided to cover the upper surface and the side wall of the uppermost wire. A nitride film is provided on the uppermost interlayer isolation film to cover the uppermost wire through the silicon oxide film. A polyimide film is provided on the nitride film. A portion of the uppermost interlayer isolation film other than a portion located under the uppermost wire is downwardly scooped. The nitride film covers the scooped portion of the uppermost interlayer isolation film. According to the present invention, a semiconductor device improved to be capable of improving coverage of a silicon nitride passivation film is obtained.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RENESAS TECHNOLOGY CORPTOKYO TOKYO METROPOLIS

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kobayashi, Heiji Hyogo, JP 20 274
Nakatani, Shinya Hyogo, JP 29 174

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation