Content addressable memory (CAM) devices having CAM array blocks therein that perform pipelined and interleaved search, write and read operations and methods of operating same
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 7, 2004
Issued Date -
N/A
app pub date -
Jul 18, 2003
filing date -
Apr 10, 2002
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Content addressable memory (CAM) devices according to embodiments of the present invention conserve match line and bit line power when CAM array blocks therein are searched. These CAM array blocks are searched in a pipelined segment-to-segment manner to increase search speed. The pipelined search operations may also be interleaved with write and read operations in an efficient manner that reduces the occurrence of pipeline bubbles.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully