Multi-channel memory architecture

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6853557
SERIAL NO

09665920

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory architecture includes a first substrate containing multiple memory devices and a first channel portion extending across the first substrate. The architecture further includes a second substrate containing multiple memory devices and a second channel portion extending across the second substrate. A connector couples the first channel portion to the second channel portion to form a single channel. The connector includes a first slot that receives an edge of the first substrate and a second slot that receives an edge of the second substrate. Another connector has a pair of slots that receive opposite edges of the first and second substrates. The channel portions extend across the substrates in a substantially linear path. Each channel portion includes multiple conductors having lengths that are approximately equal.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RAMBUS INC4453 NORTH FIRST STREET SUITE 100 SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Gamini, Nader Monte Sereno, CA 12 227
Haba, Belgacem Cupertino, CA 769 23924
Khalili, Sayeh San Jose, CA 13 756
Mullen, Donald R Mountain View, CA 18 930

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation