CMOS buffer with reduced ground bounce

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6856179
APP PUB NO 20040108875A1
SERIAL NO

10662952

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A CMOS output buffer uses feedback from a ground node to reduce ground bounce by utilizing a tolerable ground bounce limit, making it less sensitive to operating conditions and processing parameters. An input to the NMOS device of the output buffer is provided by the output of a control element which receives a first input from a pre-driver and a second input (i.e., the feedback) from the ground node.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STMICROELECTONICS PVT LTDPLOT 2 & 3 SECTOR 16A INSTITUTIONAL AREA NOIDA-201 3001 UTTAR PRADESH

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kaushik, Rajesh Haryana, IN 6 23
Narwal, Rajesh Karnal Haryana, IN 29 100

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation