Register allocation in code translation between processors

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6862730
SERIAL NO

09558542

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

This invention provides a low level code translation technique that separates a source code into blocks based on a target processor register capability. The source code of a source processor, is first divided into source code blocks based on instruction sequence altering commands such as branch or loop commands. Each of the source code blocks may be further divided into translated code blocks based on the target register capability. A head stub and a tail stub that perform housekeeping tasks are added to each of the translated code block to form translated blocks. The head stubs retrieve source register values from a source register map to initialize target registers and the tail stubs store values of the target registers into the source register map so that the register map contains the most current values of the source registers.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • LUCENT TECHNOLOGIES INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Gorti, Sri Ram Karnataka, IN 1 16
Kantheti, Srinivas Karnataka, IN 1 16

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation