US Patent No: 6,865,740

Number of patents in Portfolio can not be more than 2000

Method and system to insert a flow marker into an instruction stream to indicate a thread switching operation within a multithreaded processor

Stats

ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

A method of performing a thread switching operation within a multithreaded processor includes detecting the dispatch of a first predetermined quantity of instruction information of a first thread, from an instruction streaming buffer to an instruction pre-decoder within the multithreaded processor. Responsive to the detection of the dispatch of the first predetermined quantity of instruction information of the first thread, a thread switching operation is performed with respect to the output of the instruction streaming buffer. A flow marker is inserted into an instruction stream, the instruction stream including the instruction information of the first thread dispatched from the instruction information source, and the flow marker indicating that the thread switching operation has occurred. The dispatch of instruction information for a second thread from the instruction streaming buffer is thus commenced.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
INTEL CORPORATIONSANTA CLARA, CA24136

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fisch, Robert D Portland, OR 8 149
Kalafatis, Stavros Portland, OR 13 273
Kyker, Alan B Portland, OR 35 415

Cited Art

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (7)
5,357,617 Method and apparatus for substantially concurrent multiple instruction thread processing by a single pipeline processor 97 1991
5,386,561 Method of integrated system load control through dynamic time-slicing in a virtual storage environment 46 1992
6,085,218 Monitoring processor execution cycles to prevent task overrun in multi-task, hard, real-time system 37 1994
5,996,085 Concurrent execution of machine context synchronization operations and non-interruptible instructions 24 1997
6,052,708 Performance monitoring of thread switch events in a multithreaded processor 91 1997
6,256,775 Facilities for detailed software performance analysis in a multithreaded processor 111 1997
6,625,635 Deterministic and preemptive thread scheduling and its use in debugging multithreaded applications 29 1998
 
INTEL CORPORATION (6)
5,325,526 Task scheduling in a multicomputer system 117 1992
5,392,437 Method and apparatus for independently stopping and restarting functional units 182 1992
5,586,332 Power management for low power processors through the use of auto clock-throttling 84 1993
5,524,263 Method and apparatus for partial and full stall handling in allocation 67 1994
5,809,271 Method and apparatus for changing flow of control in a processor 33 1995
6,535,905 Method and apparatus for thread switching within a multithreaded processor 82 1999
 
GOOGLE INC. (3)
5,983,339 Power down system and method for pipelined logic functions 23 1995
6,088,788 Background completion of instruction and associated fetch request in a multithread processor 74 1996
6,212,544 Altering thread priorities in a multithreaded processor 201 1997
 
HITACHI, LTD. (3)
5,553,291 Virtual machine control method and virtual machine system 54 1993
5,742,782 Processing apparatus for executing a plurality of VLIW threads in parallel 94 1995
5,968,160 Method and apparatus for processing data in multiple modes in accordance with parallelism of program by using cache memory 34 1997
 
ENTERASYS NETWORKS, INC. (2)
5,528,513 Scheduling and admission control policy for a continuous media server 176 1993
6,085,215 Scheduling mechanism using predetermined limited execution time processing threads in a communication network 98 1997
 
MASSACHUSETTS INSTITUTE OF TECHNOLOGY (2)
5,430,850 Data processing system with synchronization coprocessor for multiple threads 127 1991
5,499,349 Pipelined processor with fork, join, and start instructions using tokens to indicate the next instruction for each of multiple threads of execution 80 1994
 
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. (2)
6,105,127 Multithreaded processor for processing multiple instruction streams independently of each other by flexibly controlling throughput in each instruction stream 100 1997
6,470,376 Processor capable of efficiently executing many asynchronous event tasks 29 1998
 
ALLEN-BRADLEY COMPANY, INC. (1)
6,009,454 Multi-tasking operation system for industrial controller 39 1997
 
CENTRE ELECTRONIQUE HORLOGER S.A. (1)
5,630,130 Multi-tasking low-power controller having multiple program counters 84 1994
 
FUJI XEROX CO., LTD. (1)
5,761,522 Program control system programmable to selectively execute a plurality of programs 79 1996
 
GLOBALFOUNDRIES INC. (1)
6,314,530 Processor having a trace access instruction to access on-chip trace memory 170 1997
 
INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE (1)
5,404,469 Multi-threaded microprocessor architecture utilizing static interleaving 155 1992
 
LATTICE SEMICONDUCTOR CORPORATION (1)
5,809,522 Microprocessor system with process identification tag entries to reduce cache flushing after a context switch 58 1995
 
MICROSOFT CORPORATION (1)
6,289,461 Bi-directional process-to-process byte stream protocol 70 1998
 
NET NAVIGATION SYSTEMS, LLC (1)
6,330,584 Systems and methods for multi-tasking, resource sharing and execution of computer instructions 43 1998
 
SAMSUNG ELECTRONICS CO., LTD. (1)
5,787,297 Selective power-down for high performance CPU/system 36 1997
 
ST. CLAIR INTELLECTUAL PROPERTY CONSULTANTS, INC. (1)
5,892,959 Computer activity monitor providing idle thread and other event sensitive clock and power control 56 1996
 
SUN MICROSYSTEMS, INC. (1)
5,361,337 Method and apparatus for rapidly switching processes in a computer system 89 1992
 
UNIVERSITY OF WASHINGTON (1)
6,092,175 Shared register storage mechanisms for multithreaded computer systems with out-of-order execution 80 1998

Patent Citation Ranking

Forward Cites

Patent Info (Count) # Cites Year
 
FACEBOOK, INC. (2)
7,827,388 Apparatus for adjusting instruction thread priority in a multi-thread processor 0 2008
8,145,885 Apparatus for randomizing instruction thread interleaving in a multi-thread processor 0 2008
 
GOOGLE INC. (2)
7,363,625 Method for changing a thread priority in a simultaneous multithread processor 1 2003
7,360,062 Method and apparatus for selecting an instruction thread for processing in a multi-thread processor 3 2003

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Sep 8, 2016
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00