Narrow bitline using Safier for mirrorbit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6872609
SERIAL NO

10755430

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A technique for forming at least part of an array of a dual bit memory core is disclosed. A Safier material is utilized in the formation process to reduce the size of buried bitlines in the memory, which is suitable for use in storing data for computers and the like. The smaller (e.g., narrower) bitlines facilitate increased packing densities while maintaining an effective channel length between the bitlines. The separation between the bitlines allows dual bits that are stored above the channel within a charge trapping layer to remain sufficiently separated so as to not interfere with one another. In this manner, one bit can be operated on (e.g., for read, write or erase operations) without substantially or adversely affecting the other bit. Additionally, bit separation is preserved and leakage currents, cross talk, as well as other adverse effects that can result from narrow channels are mitigated, and the memory device is allowed to operate as desired.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • MONTEREY RESEARCH, LLC

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ghandehari, Kouros Santa Clara, CA 39 635
Jamali-Beh, Taraneh Santa Cruz, CA 2 26
Kamal, Tazrien San Jose, CA 42 1018
Qian, Weidong Sunnyvale, CA 17 396

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation